Verilog/.gitignore

2 lines
6 B
Text
Raw Normal View History

2024-04-01 10:40:00 +02:00
build