Imbus/xv6-riscv-kernel
1
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

comment nits

Browse source
This commit is contained in:
Robert Morris 2022-08-09 14:17:46 -04:00
parent af9abaca05
commit 27a669ef25
4 changed files with 23 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

5
kernel/start.c
View file

@ -54,8 +54,9 @@ start()
asm volatile("mret");
}
// set up to receive timer interrupts in machine mode,
// which arrive at timervec in kernelvec.S,
// arrange to receive timer interrupts.
// they will arrive in machine mode at
// at timervec in kernelvec.S,
// which turns them into software interrupts for
// devintr() in trap.c.
void