Imbus/xv6-riscv-kernel
1
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Commit to running on an SMP (perhaps with only 1 core). Remove most code

Browse source 
from picirq.c and remove timer.c completely.  Update runoff.list.
This commit is contained in:
Frans Kaashoek 2017-08-09 07:43:06 -04:00
parent 70705966ad
commit 4f14d8d1e5
10 changed files with 6 additions and 125 deletions
Download patch file Download diff file Expand all files Collapse all files

1
uart.c
View file

@ -41,7 +41,6 @@ uartinit(void)
// enable interrupts.
inb(COM1+2);
inb(COM1+0);
picenable(IRQ_COM1);
ioapicenable(IRQ_COM1, 0);
// Announce that we're here.