Imbus/xv6-riscv-kernel
1
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Apparently the initial interrupt count lapic[TICR]

Browse source 
must be set *after* initializing the lapic[TIMER] vector.

Doing this, we now get clock interrupts on cpu 1.
(No idea why we always got them on cpu 0.)

Don't write to TCCR - it is read-only.
This commit is contained in:
rsc 2007-09-26 20:34:12 +00:00
parent 355073ea9e
commit d5596cd61d
2 changed files with 3 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

4
defs.h
View file

@ -70,13 +70,9 @@ void kbd_intr(void);
// lapic.c
int cpu(void);
extern volatile uint* lapic;
void lapic_disableintr(void);
void lapic_enableintr(void);
void lapic_eoi(void);
void lapic_init(int);
void lapic_startap(uchar, uint);
void lapic_timerinit(void);
void lapic_timerintr(void);
// mp.c
extern int ismp;