Imbus/xv6-riscv-kernel
1
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Proper masking of the mtvec CSR word using macros.

Browse source
This commit is contained in:
Imbus 2025-12-10 23:18:18 +01:00
parent 75264e130d
commit ed9505ae12
2 changed files with 12 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/start.c
View file

@ -77,8 +77,8 @@ timerinit()
scratch[4] = interval;
w_mscratch((u64)scratch);
// Set the machine-mode trap handler.
w_mtvec((u64)timervec);
// Set the machine-mode trap handler. Set to direct, since scause is examined in the handler.
w_mtvec(MTVEC_VALUE((u64)timervec, MTVEC_MODE_DIRECT));
// Enable machine-mode interrupts.
w_mstatus(r_mstatus() | MSTATUS_MIE);